DRAMDenseTile

A DRAMDenseTile describes a continguous slice of a DRAM memory’s address space which can be loaded onto the accelerator for processing or which can be updated with results once FPGA computation is complete.

---

Infix methods

class DRAMDenseTile

class DRAMDenseTile1[T] extends DRAMDenseTile[T]
def store(data: SRAM1[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.
def store(data: FIFO[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.
def store(data: FILO[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.
def store(data: RegFile1[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.

class DRAMDenseTile2[T] extends DRAMDenseTile[T]
def store(data: SRAM2[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.
def store(data: RegFile2[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.

class DRAMDenseTile3[T] extends DRAMDenseTile[T]
def store(data: SRAM3[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.

class DRAMDenseTile4[T] extends DRAMDenseTile[T]
def store(data: SRAM4[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.

class DRAMDenseTile5[T] extends DRAMDenseTile[T]
def store(data: SRAM5[T]): Unit Creates a dense, burst transfer from the given on-chip data to this tiles’s region of main memory.