Spatial
legacy
  • API
    • Common
    • Acceleratable
      • Annotations
      • Controllers
      • Off-Chip Memories
      • On-Chip Memories
      • Scheduling Directives
    • Host Code
    • The Spatial Compiler
  • Tutorial
  • Examples
  • Targets
  • Theory
  • FAQ
  • Contact
Spatial
  • Docs »
  • API »
  • Acceleratable
  • Edit on GitHub

AcceleratableΒΆ

This section lists operations which are primarily used for writing accelerator designs.

  • Annotations
    • Bound
    • DSE Parameters
  • Controllers
    • Fold
    • Foreach
    • MemFold
    • MemReduce
    • Parallel
    • Reduce
  • Off-Chip Memories
    • BufferedOut
    • Bus
    • DRAM
    • DRAMDenseTile
    • DRAMSparseTile
    • StreamIn
    • StreamOut
  • On-Chip Memories
    • Counter
    • CounterChain
    • FIFO
    • FILO
    • LineBuffer
    • LUT
    • Reg
    • RegFile
    • SRAM
  • Scheduling Directives
    • Pipe
    • Sequential
    • Stream
Next Previous

© Copyright 2017,Stanford PPL Revision 229b4dd2.

Built with Sphinx using a theme provided by Read the Docs.